LogIn E-mail
설계이야기
사과장수이야기 
Study-HDL 
Script Tip 
Perl Tip 
C Memo 
Python Memo 
Mealy Machine
# 16 Jamie    02.8.29 13:33

1.Spec

이제 Mealy Machine에 대해 공부를 해보겠습니다.
앞에서 설명한 것처럼 Mealy Machine은 현상태와 입력값이 출력에 직접적인 영향을 미칩니다.
Moore machine과도 비교해서 공부해 보십시요.

2.Input/Output



3.Timing



4.Block Diagram



5.RTL Code : mealy_machine.vhd
  Test Vector : mealy_machine_tb.vhd
게시물: 95 건, 현재: 1 / 1 쪽
번호 제       목 작성자 등록일 방문
97  test plusargs value plusargs JMJS 24.9.5 45
96  color text JMJS 24.7.13 57
95  draw_hexa.v JMJS 10.6.17 2254
94  jmjsxram3.v JMJS 10.4.9 1985
93  Verilog document JMJS 11.1.24 2573
92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2128
91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3605
90  gtkwave PC version JMJS 09.3.30 1932
89  ncsim option example JMJS 08.12.1 4304
88  [영상]keywords for web search JMJS 08.12.1 1932
87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6260
86  ncverilog option example JMJS 10.6.8 7708
85  [Verilog]Latch example JMJS 08.12.1 2538
84  Pad verilog example JMJS 01.3.16 4460
83  [ModelSim] vector JMJS 01.3.16 2139
82  RTL Code 분석순서 JMJS 09.4.29 2438
81  [temp]PIPE JMJS 08.10.2 1802
80  [temp]always-forever 무한루프 JMJS 08.10.2 1888
79  YCbCr2RGB.v JMJS 10.5.12 2088
78  [VHDL]rom64x8 JMJS 09.3.27 1694
77  [function]vector_compare JMJS 02.6.19 1656
76  [function]vector2integer JMJS 02.6.19 1725
75  [VHDL]ram8x4x8 JMJS 08.12.1 1615
74  [예]shift JMJS 02.6.19 1958
73  test JMJS 09.7.20 1770
72  test JMJS 09.7.20 1552
71  test JMJS 09.7.20 1484
70  test JMJS 09.7.20 1580
69  test JMJS 09.7.20 1611
68  test JMJS 09.7.20 1547
67  test JMJS 09.7.20 1473
66  test JMJS 09.7.20 1424
65  test JMJS 09.7.20 1544
64  test JMJS 09.7.20 1780
63  test JMJS 09.7.20 1779
62  test JMJS 09.7.20 1700
61  VHDL의 연산자 우선순위 JMJS 09.7.20 3496
60  test JMJS 09.7.20 1483
59  test JMJS 09.7.20 1569
58  test JMJS 09.7.20 1553
57  test JMJS 09.7.20 1492
56  test JMJS 09.7.20 1541
55  verilog 학과 샘플강의 JMJS 16.5.30 2153
54  [verilog]create_generated_clock JMJS 15.4.28 2136
53  [Verilog]JDIFF JMJS 14.7.4 1406
52  [verilog]parameter definition JMJS 14.3.5 1675
51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4633
50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2399
49  Verdi JMJS 10.4.22 3049
48  draw hexa JMJS 10.4.9 1746
47  asfifo - Async FIFO JMJS 10.4.8 1574
46  VHDL을 이용한 회로설계의 장점 JMJS 02.3.14 3226
45  synplify batch JMJS 10.3.8 2332
44  전자시계 Type A JMJS 08.11.28 1846
43  I2C Webpage JMJS 08.2.25 1693
42  PC에서 간단히 Verilog 실행해보기 (Icarus Verilog) JMJS 13.1.14 5847
41  [Verilog]vstring JMJS 17.9.27 1932
40  Riviera Simple Case JMJS 09.4.29 3068
39  [VHDL]DES Example JMJS 07.6.15 2820
38  [verilog]RAM example JMJS 09.6.5 2598
37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1862
36  Jamie's VHDL Handbook JMJS 08.11.28 2528
35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3168
34  RTL Job JMJS 09.4.29 1998
33  [VHDL]type example - package TYPES JMJS 06.2.2 1682
32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9201
30  [verilog]array_module JMJS 05.12.8 2112
29  [verilog-2001]generate JMJS 05.12.8 3241
28  protected JMJS 05.11.18 1904
27  design에 latch가 있으면 안되나요? JMJS 09.7.20 2711
26  bus의 데이타를 각 bit별로 출력하는 방법은? JMJS 04.11.9 1755
25  component를 생성해서 다른 곳에서 호출하는 방법 JMJS 04.11.4 2334
23  Array Of Array JMJS 04.8.16 1851
22  dumpfile, dumpvars JMJS 04.7.19 3465
21  Vending Machine Jamie 02.12.16 9936
20  Mini Vending Machine1 Jamie 02.12.10 6801
19  Mini Vending Machine Jamie 02.12.6 9601
18  Key Jamie 02.11.29 4834
17  Stop Watch Jamie 02.11.25 5543
16  Mealy Machine Jamie 02.8.29 6588
15  Moore Machine Jamie 02.8.29 17726
14  Up Down Counter Jamie 02.8.29 3902
13  Up Counter Jamie 02.8.29 2622
12  Edge Detecter Jamie 02.8.29 2817
11  Concept4 Jamie 02.8.28 1963
10  Concept3 Jamie 02.8.28 1918
9  Concept2_1 Jamie 02.8.28 1804
8  Concept2 Jamie 02.8.28 1876
7  Concept1 Jamie 02.8.26 2083
6  Tri State Buffer Jamie 02.8.26 3393
5  8x3 Encoder Jamie 02.8.28 3992
4  3x8 Decoder Jamie 02.8.28 3658
3  4bit Comparator Jamie 02.8.26 3062
2  가위 바위 보 게임 Jamie 02.8.26 5417
1  Two Input Logic Jamie 02.8.26 2318
[1]