¼³°èÀ̾߱â

»ç°úÀå¼öÀÌ¾ß±â  Study-HDL  Script Tip  Perl Tip  C Memo  Python Memo  °Ô½Ã¹°: 96 °Ç, ÇöÀç: 1 / 1 ÂÊ ¹øÈ£ Á¦       ¸ñ ÀÛ¼ºÀÚ µî·ÏÀÏ ¹æ¹® 98  interface JMJS 25.1.20 29 97  test plusargs value plusargs JMJS 24.9.5 95 96  color text JMJS 24.7.13 104 95  draw_hexa.v JMJS 10.6.17 2306 94  jmjsxram3.v JMJS 10.4.9 2036 93  Verilog document JMJS 11.1.24 2626 92  [verilog]o=(c1)? (c2)? 0:1 : (c3)? 2:3; JMJS 09.3.31 2179 91  [verilog]forever, repeat, strobe, realtime, ... JMJS 09.7.6 3658 90  gtkwave PC version JMJS 09.3.30 1983 89  ncsim option example JMJS 08.12.1 4358 88  [¿µ»ó]keywords for web search JMJS 08.12.1 1985 87  [Verilog]fdisplay fopen fscanf JMJS 11.1.24 6313 86  ncverilog option example JMJS 10.6.8 7782 85  [Verilog]Latch example JMJS 08.12.1 2598 84  Pad verilog example JMJS 01.3.16 4515 83  [ModelSim] vector JMJS 01.3.16 2193 82  RTL Code ºÐ¼®¼ø¼­ JMJS 09.4.29 2489 81  [temp]PIPE JMJS 08.10.2 1852 80  [temp]always-forever ¹«ÇÑ·çÇÁ JMJS 08.10.2 1937 79  YCbCr2RGB.v JMJS 10.5.12 2137 78  [VHDL]rom64x8 JMJS 09.3.27 1751 77  [function]vector_compare JMJS 02.6.19 1706 76  [function]vector2integer JMJS 02.6.19 1774 75  [VHDL]ram8x4x8 JMJS 08.12.1 1665 74  [¿¹]shift JMJS 02.6.19 2013 73  test JMJS 09.7.20 1820 72  test JMJS 09.7.20 1604 71  test JMJS 09.7.20 1536 70  test JMJS 09.7.20 1632 69  test JMJS 09.7.20 1665 68  test JMJS 09.7.20 1598 67  test JMJS 09.7.20 1524 66  test JMJS 09.7.20 1476 65  test JMJS 09.7.20 1600 64  test JMJS 09.7.20 1830 63  test JMJS 09.7.20 1830 62  test JMJS 09.7.20 1750 61  VHDLÀÇ ¿¬»êÀÚ ¿ì¼±¼øÀ§ JMJS 09.7.20 3552 60  test JMJS 09.7.20 1538 59  test JMJS 09.7.20 1622 58  test JMJS 09.7.20 1605 57  test JMJS 09.7.20 1542 56  test JMJS 09.7.20 1590 55  verilog Çаú »ùÇð­ÀÇ JMJS 16.5.30 2204 54  [verilog]create_generated_clock JMJS 15.4.28 2192 53  [Verilog]JDIFF JMJS 14.7.4 1454 52  [verilog]parameter definition JMJS 14.3.5 1725 51  [verilog]sformat fopen fscanf fwrite fclose JMJS 12.1.31 4682 50  Verilog File I/0,Verilog file handling JMJS 12.1.30 2450 49  Verdi JMJS 10.4.22 3115 48  draw hexa JMJS 10.4.9 1796 47  asfifo - Async FIFO JMJS 10.4.8 1626 46  VHDLÀ» ÀÌ¿ëÇÑ È¸·Î¼³°èÀÇ ÀåÁ¡ JMJS 02.3.14 3278 45  synplify batch JMJS 10.3.8 2383 44  ÀüÀڽðè Type A JMJS 08.11.28 1899 43  I2C Webpage JMJS 08.2.25 1742 42  PC¿¡¼­ °£´ÜÈ÷ Verilog ½ÇÇàÇغ¸±â (Icarus Verilog) JMJS 13.1.14 5901 41  [Verilog]vstring JMJS 17.9.27 1983 40  Riviera Simple Case JMJS 09.4.29 3123 39  [VHDL]DES Example JMJS 07.6.15 2875 38  [verilog]RAM example JMJS 09.6.5 2646 37  ROM example [VerilogHDL, RTL] JMJS 04.5.27 1920 36  Jamie's VHDL Handbook JMJS 08.11.28 2582 35  Dualport RAM example [VerilogHDL, RTL] JMJS 04.5.27 3226 34  RTL Job JMJS 09.4.29 2053 33  [VHDL]type example - package TYPES JMJS 06.2.2 1738 32  [verilog]`define `ifdef `elsif `else `endif ... JMJS 10.5.11 9258 30  [verilog]array_module JMJS 05.12.8 2195 29  [verilog-2001]generate JMJS 05.12.8 3293 28  protected JMJS 05.11.18 1958 27  design¿¡ latch°¡ ÀÖÀ¸¸é ¾ÈµÇ³ª¿ä? JMJS 09.7.20 2765 26  busÀÇ µ¥ÀÌŸ¸¦ °¢ bitº°·Î Ãâ·ÂÇÏ´Â ¹æ¹ýÀº? JMJS 04.11.9 1806 25  component¸¦ »ý¼ºÇؼ­ ´Ù¸¥ °÷¿¡¼­ È£ÃâÇÏ´Â ¹æ¹ý JMJS 04.11.4 2386 23  Array Of Array JMJS 04.8.16 1900 22  dumpfile, dumpvars JMJS 04.7.19 3515 21  Vending Machine Jamie 02.12.16 9988 20  Mini Vending Machine1 Jamie 02.12.10 6854 19  Mini Vending Machine Jamie 02.12.6 9657 18  Key Jamie 02.11.29 4886 17  Stop Watch Jamie 02.11.25 5592 16  Mealy Machine Jamie 02.8.29 6637 15  Moore Machine Jamie 02.8.29 17795 14  Up Down Counter Jamie 02.8.29 3963 13  Up Counter Jamie 02.8.29 2675 12  Edge Detecter Jamie 02.8.29 2872 11  Concept4 Jamie 02.8.28 2022 10  Concept3 Jamie 02.8.28 1970 9  Concept2_1 Jamie 02.8.28 1854 8  Concept2 Jamie 02.8.28 1925 7  Concept1 Jamie 02.8.26 2134 6  Tri State Buffer Jamie 02.8.26 3448 5  8x3 Encoder Jamie 02.8.28 4049 4  3x8 Decoder Jamie 02.8.28 3706 3  4bit Comparator Jamie 02.8.26 3115 2  °¡À§ ¹ÙÀ§ º¸ °ÔÀÓ Jamie 02.8.26 5465 1  Two Input Logic Jamie 02.8.26 2371 [1]